Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
781	Digital Semiconductor Alpha[removed]and Alpha 21064A Microprocessors Hardware Reference Manual Order Number: EC–Q9ZUC–TE Add to Reading List Source URL: download.majix.org Language: English - Date: 2013-01-10 05:01:58 Computing Alpha 21064 Computer memory DEC Alpha PALcode CPU cache Instruction set Alpha 21164 Computer architecture Computer hardware Central processing unit
782	21264/EV68A Microprocessor Hardware Reference Manual Part Number: DS–0038B–TE This manual is directly derived from the internal[removed]EV68A Specifications, Revision 1.1. You can access this hardware reference manual Add to Reading List Source URL: download.majix.org Language: English - Date: 2013-01-10 05:03:05 Instruction set architectures Computer memory DEC Alpha PALcode Alpha 21264 CPU cache ARM architecture Processor register Instruction set Computer architecture Computer hardware Central processing unit
783	Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors Marcelo Cintra, Jose´ F. Mart´ınez, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-C Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-27 12:21:04 Central processing unit Microprocessors CPU cache Cache Computer memory Parallel computing Microarchitecture Memory disambiguation Data structure alignment Computer hardware Computer architecture Computing
784	Compiler Writer’s Guide for the[removed]Part Number: EC–0100A–TE This document provides guidance for writing compilers for the[removed]and Add to Reading List Source URL: download.majix.org Language: English - Date: 2013-01-10 05:03:16 Central processing unit Computer memory DEC Alpha Data structure alignment CPU cache Instruction set Floating point Classic RISC pipeline X86 Computer architecture Computing Instruction set architectures
785	The Design Complexity of Program Undo Support in a General-Purpose Processor Radu Teodorescu and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2005-10-16 18:49:08 Central processing unit Cache CPU cache Computer memory Microarchitecture AMD 10h Parallel computing LEON Speculative execution Computer hardware Computer architecture Computer engineering
786	WeeFence: Toward Making Fences Free in TSO ∗ Yuelu Duan, † Abdullah Muzahid, Josep Torrellas Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2013-04-25 09:29:13 Computer memory Central processing unit Memory barrier CPU cache Write buffer Parallel computing Cache Compiler optimization Microarchitecture Computer architecture Computing Computer hardware
787	Profile-Based Energy Reduction for High-Performance Processors Michael Huang, Jose Renau, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu ABSTRACT Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2001-12-10 19:52:52 Computer architecture Profilers Software optimization CPU cache Cache Computer memory Profiling Program optimization Microarchitecture Computing Computer hardware Central processing unit
788	Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization ´ Garzar´an, Lawrence Rauchwergery , and Josep Torrellas Milos Prvulovic, Mar´ıa Jesus University of Illinois at Urbana-Champaign Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2005-03-23 12:50:54 Computer memory Cache coherency Central processing unit CPU cache Cache Multi-core processor Speedup Automatic parallelization Memory hierarchy Computing Parallel computing Computer architecture
789	M PIC16F84A Data Sheet 18-pin Enhanced FLASH/EEPROM 8-bit Microcontroller Add to Reading List Source URL: optimus.meleeisland.net Language: English Electronics PIC microcontroller PIC16x84 EEPROM Interrupt Memory-mapped I/O PICAXE Intel MCS-51 Microcontrollers Computer architecture Computer hardware
790	CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction Luis Ceze, Karin Strauss, James Tuck, Jose Renau† and Josep Torrellas University of Illinois at Urbana-Champaign {luisceze, kstrauss, jtuck, torrellas}@c Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2004-12-21 00:54:20 Central processing unit Runahead CPU cache Microprocessors Branch predictor Memory-level parallelism Microarchitecture Instruction window Hardware scout Computer architecture Computer hardware Computer engineering

UPDATE